mirror of
https://github.com/cloud-hypervisor/cloud-hypervisor.git
synced 2025-02-21 19:02:30 +00:00
By adding the shared memory regions to the list of BARs, we make sure the DeviceManager will register it as a BAR on the PCI bus. Without this, when PCI BAR reprogramming happens, the PCI bus errors since it does not know about any BAR at the specified address. Signed-off-by: Sebastien Boeuf <sebastien.boeuf@intel.com>