mirror of
https://gitlab.com/libvirt/libvirt.git
synced 2024-12-22 05:35:25 +00:00
capabilities: Also report L2 caches
Since some systems support control for L2 caches as well as L3 caches it would be useful to report their configuration in capabilities. Signed-off-by: Martin Kletzander <mkletzan@redhat.com> Reviewed-by: Michal Privoznik <mprivozn@redhat.com>
This commit is contained in:
parent
4437a775dc
commit
bc97a2c043
@ -2161,7 +2161,7 @@ virCapabilitiesInitCaches(virCaps *caps)
|
|||||||
/* Minimum level to expose in capabilities. Can be lowered or removed (with
|
/* Minimum level to expose in capabilities. Can be lowered or removed (with
|
||||||
* the appropriate code below), but should not be increased, because we'd
|
* the appropriate code below), but should not be increased, because we'd
|
||||||
* lose information. */
|
* lose information. */
|
||||||
const int cache_min_level = 3;
|
const int cache_min_level = 2;
|
||||||
|
|
||||||
if (virCapabilitiesInitResctrl(caps) < 0)
|
if (virCapabilitiesInitResctrl(caps) < 0)
|
||||||
return -1;
|
return -1;
|
||||||
|
@ -30,6 +30,10 @@
|
|||||||
</cells>
|
</cells>
|
||||||
</topology>
|
</topology>
|
||||||
<cache>
|
<cache>
|
||||||
|
<bank id='0' level='2' type='both' size='256' unit='KiB' cpus='0-1'/>
|
||||||
|
<bank id='1' level='2' type='both' size='256' unit='KiB' cpus='2-3'/>
|
||||||
|
<bank id='2' level='2' type='both' size='256' unit='KiB' cpus='4-5'/>
|
||||||
|
<bank id='3' level='2' type='both' size='256' unit='KiB' cpus='6-7'/>
|
||||||
<bank id='0' level='3' type='both' size='8' unit='MiB' cpus='0-7'/>
|
<bank id='0' level='3' type='both' size='8' unit='MiB' cpus='0-7'/>
|
||||||
</cache>
|
</cache>
|
||||||
</host>
|
</host>
|
||||||
|
@ -42,6 +42,18 @@
|
|||||||
</cells>
|
</cells>
|
||||||
</topology>
|
</topology>
|
||||||
<cache>
|
<cache>
|
||||||
|
<bank id='0' level='2' type='both' size='256' unit='KiB' cpus='0'/>
|
||||||
|
<bank id='1' level='2' type='both' size='256' unit='KiB' cpus='1'/>
|
||||||
|
<bank id='2' level='2' type='both' size='256' unit='KiB' cpus='2'/>
|
||||||
|
<bank id='3' level='2' type='both' size='256' unit='KiB' cpus='3'/>
|
||||||
|
<bank id='4' level='2' type='both' size='256' unit='KiB' cpus='4'/>
|
||||||
|
<bank id='5' level='2' type='both' size='256' unit='KiB' cpus='5'/>
|
||||||
|
<bank id='8' level='2' type='both' size='256' unit='KiB' cpus='6'/>
|
||||||
|
<bank id='9' level='2' type='both' size='256' unit='KiB' cpus='7'/>
|
||||||
|
<bank id='10' level='2' type='both' size='256' unit='KiB' cpus='8'/>
|
||||||
|
<bank id='11' level='2' type='both' size='256' unit='KiB' cpus='9'/>
|
||||||
|
<bank id='12' level='2' type='both' size='256' unit='KiB' cpus='10'/>
|
||||||
|
<bank id='13' level='2' type='both' size='256' unit='KiB' cpus='11'/>
|
||||||
<bank id='0' level='3' type='both' size='15' unit='MiB' cpus='0-5'>
|
<bank id='0' level='3' type='both' size='15' unit='MiB' cpus='0-5'>
|
||||||
<control granularity='768' unit='KiB' type='code' maxAllocs='8'/>
|
<control granularity='768' unit='KiB' type='code' maxAllocs='8'/>
|
||||||
<control granularity='768' unit='KiB' type='data' maxAllocs='8'/>
|
<control granularity='768' unit='KiB' type='data' maxAllocs='8'/>
|
||||||
|
@ -42,6 +42,18 @@
|
|||||||
</cells>
|
</cells>
|
||||||
</topology>
|
</topology>
|
||||||
<cache>
|
<cache>
|
||||||
|
<bank id='0' level='2' type='both' size='256' unit='KiB' cpus='0'/>
|
||||||
|
<bank id='1' level='2' type='both' size='256' unit='KiB' cpus='1'/>
|
||||||
|
<bank id='2' level='2' type='both' size='256' unit='KiB' cpus='2'/>
|
||||||
|
<bank id='3' level='2' type='both' size='256' unit='KiB' cpus='3'/>
|
||||||
|
<bank id='4' level='2' type='both' size='256' unit='KiB' cpus='4'/>
|
||||||
|
<bank id='5' level='2' type='both' size='256' unit='KiB' cpus='5'/>
|
||||||
|
<bank id='8' level='2' type='both' size='256' unit='KiB' cpus='6'/>
|
||||||
|
<bank id='9' level='2' type='both' size='256' unit='KiB' cpus='7'/>
|
||||||
|
<bank id='10' level='2' type='both' size='256' unit='KiB' cpus='8'/>
|
||||||
|
<bank id='11' level='2' type='both' size='256' unit='KiB' cpus='9'/>
|
||||||
|
<bank id='12' level='2' type='both' size='256' unit='KiB' cpus='10'/>
|
||||||
|
<bank id='13' level='2' type='both' size='256' unit='KiB' cpus='11'/>
|
||||||
<bank id='0' level='3' type='both' size='15' unit='MiB' cpus='0-5'/>
|
<bank id='0' level='3' type='both' size='15' unit='MiB' cpus='0-5'/>
|
||||||
<bank id='1' level='3' type='both' size='15' unit='MiB' cpus='6-11'/>
|
<bank id='1' level='3' type='both' size='15' unit='MiB' cpus='6-11'/>
|
||||||
<monitor level='3' reuseThreshold='270336' maxMonitors='176'>
|
<monitor level='3' reuseThreshold='270336' maxMonitors='176'>
|
||||||
|
@ -42,6 +42,18 @@
|
|||||||
</cells>
|
</cells>
|
||||||
</topology>
|
</topology>
|
||||||
<cache>
|
<cache>
|
||||||
|
<bank id='0' level='2' type='both' size='256' unit='KiB' cpus='0'/>
|
||||||
|
<bank id='1' level='2' type='both' size='256' unit='KiB' cpus='1'/>
|
||||||
|
<bank id='2' level='2' type='both' size='256' unit='KiB' cpus='2'/>
|
||||||
|
<bank id='3' level='2' type='both' size='256' unit='KiB' cpus='3'/>
|
||||||
|
<bank id='4' level='2' type='both' size='256' unit='KiB' cpus='4'/>
|
||||||
|
<bank id='5' level='2' type='both' size='256' unit='KiB' cpus='5'/>
|
||||||
|
<bank id='8' level='2' type='both' size='256' unit='KiB' cpus='6'/>
|
||||||
|
<bank id='9' level='2' type='both' size='256' unit='KiB' cpus='7'/>
|
||||||
|
<bank id='10' level='2' type='both' size='256' unit='KiB' cpus='8'/>
|
||||||
|
<bank id='11' level='2' type='both' size='256' unit='KiB' cpus='9'/>
|
||||||
|
<bank id='12' level='2' type='both' size='256' unit='KiB' cpus='10'/>
|
||||||
|
<bank id='13' level='2' type='both' size='256' unit='KiB' cpus='11'/>
|
||||||
<bank id='0' level='3' type='both' size='15' unit='MiB' cpus='0-5'>
|
<bank id='0' level='3' type='both' size='15' unit='MiB' cpus='0-5'>
|
||||||
<control granularity='768' min='1536' unit='KiB' type='both' maxAllocs='4'/>
|
<control granularity='768' min='1536' unit='KiB' type='both' maxAllocs='4'/>
|
||||||
</bank>
|
</bank>
|
||||||
|
@ -42,6 +42,18 @@
|
|||||||
</cells>
|
</cells>
|
||||||
</topology>
|
</topology>
|
||||||
<cache>
|
<cache>
|
||||||
|
<bank id='0' level='2' type='both' size='256' unit='KiB' cpus='0'/>
|
||||||
|
<bank id='1' level='2' type='both' size='256' unit='KiB' cpus='1'/>
|
||||||
|
<bank id='2' level='2' type='both' size='256' unit='KiB' cpus='2'/>
|
||||||
|
<bank id='3' level='2' type='both' size='256' unit='KiB' cpus='3'/>
|
||||||
|
<bank id='4' level='2' type='both' size='256' unit='KiB' cpus='4'/>
|
||||||
|
<bank id='5' level='2' type='both' size='256' unit='KiB' cpus='5'/>
|
||||||
|
<bank id='8' level='2' type='both' size='256' unit='KiB' cpus='6'/>
|
||||||
|
<bank id='9' level='2' type='both' size='256' unit='KiB' cpus='7'/>
|
||||||
|
<bank id='10' level='2' type='both' size='256' unit='KiB' cpus='8'/>
|
||||||
|
<bank id='11' level='2' type='both' size='256' unit='KiB' cpus='9'/>
|
||||||
|
<bank id='12' level='2' type='both' size='256' unit='KiB' cpus='10'/>
|
||||||
|
<bank id='13' level='2' type='both' size='256' unit='KiB' cpus='11'/>
|
||||||
<bank id='0' level='3' type='both' size='15' unit='MiB' cpus='0-5'>
|
<bank id='0' level='3' type='both' size='15' unit='MiB' cpus='0-5'>
|
||||||
<control granularity='768' min='1536' unit='KiB' type='both' maxAllocs='4'/>
|
<control granularity='768' min='1536' unit='KiB' type='both' maxAllocs='4'/>
|
||||||
</bank>
|
</bank>
|
||||||
|
Loading…
Reference in New Issue
Block a user