mirror of
https://gitlab.com/libvirt/libvirt.git
synced 2024-12-23 14:15:28 +00:00
3f174b6cba
All existing Haswell CPUID data were gathered from CPUs with broken TSX. Let's add new data for Haswell with correct TSX implementation. Signed-off-by: Jiri Denemark <jdenemar@redhat.com>
33 lines
1.2 KiB
XML
33 lines
1.2 KiB
XML
<cpu mode='custom' match='exact'>
|
|
<arch>x86_64</arch>
|
|
<model fallback='forbid'>Haswell</model>
|
|
<vendor>Intel</vendor>
|
|
<feature policy='require' name='vme'/>
|
|
<feature policy='require' name='ds'/>
|
|
<feature policy='require' name='acpi'/>
|
|
<feature policy='require' name='ss'/>
|
|
<feature policy='require' name='ht'/>
|
|
<feature policy='require' name='tm'/>
|
|
<feature policy='require' name='pbe'/>
|
|
<feature policy='require' name='dtes64'/>
|
|
<feature policy='require' name='monitor'/>
|
|
<feature policy='require' name='ds_cpl'/>
|
|
<feature policy='require' name='vmx'/>
|
|
<feature policy='require' name='smx'/>
|
|
<feature policy='require' name='est'/>
|
|
<feature policy='require' name='tm2'/>
|
|
<feature policy='require' name='xtpr'/>
|
|
<feature policy='require' name='pdcm'/>
|
|
<feature policy='require' name='dca'/>
|
|
<feature policy='require' name='osxsave'/>
|
|
<feature policy='require' name='f16c'/>
|
|
<feature policy='require' name='rdrand'/>
|
|
<feature policy='require' name='arat'/>
|
|
<feature policy='require' name='tsc_adjust'/>
|
|
<feature policy='require' name='cmt'/>
|
|
<feature policy='require' name='xsaveopt'/>
|
|
<feature policy='require' name='pdpe1gb'/>
|
|
<feature policy='require' name='abm'/>
|
|
<feature policy='require' name='invtsc'/>
|
|
</cpu>
|