mirror of
https://gitlab.com/libvirt/libvirt.git
synced 2024-09-09 09:14:57 +00:00
Commitddd6bef4
switched to the ustar format to fix an issue where 'make dist' fails to create a tarball because we have files with relative names longer than 100 bytes by the time you include a 'libvirt-0.9.13' prefix. Unfortunately, even with ustar format, the use of 'tar -ch' tries to convert symlinks to hard links, also with a name too long (omitting the -h works, but automake automatically passes -h); such symlinks were added in commit6dcf98c
, which resulted in 'make dist' breaking again. The solution is to rename the offending symlinks to something shorter, by shortening the entire nodeinfodata naming scheme. * tests/nodeinfotest.c (mymain): Shorten test names. (linuxTestNodeInfo): Accommodate new names. * tests/nodeinfodata/*: Rename files accordingly.
101 lines
2.8 KiB
Plaintext
101 lines
2.8 KiB
Plaintext
processor : 0
|
|
vendor_id : GenuineIntel
|
|
cpu family : 6
|
|
model : 15
|
|
model name : Intel(R) Xeon(R) CPU E5320 @ 1.86GHz
|
|
stepping : 7
|
|
cpu MHz : 1861.965
|
|
cache size : 4096 KB
|
|
physical id : 0
|
|
siblings : 4
|
|
core id : 0
|
|
cpu cores : 4
|
|
apicid : 0
|
|
initial apicid : 0
|
|
fpu : yes
|
|
fpu_exception : yes
|
|
cpuid level : 10
|
|
wp : yes
|
|
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts rep_good pni dtes64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm dca lahf_lm tpr_shadow
|
|
bogomips : 3723.93
|
|
clflush size : 64
|
|
cache_alignment : 64
|
|
address sizes : 36 bits physical, 48 bits virtual
|
|
power management:
|
|
|
|
processor : 1
|
|
vendor_id : GenuineIntel
|
|
cpu family : 6
|
|
model : 15
|
|
model name : Intel(R) Xeon(R) CPU E5320 @ 1.86GHz
|
|
stepping : 7
|
|
cpu MHz : 1861.965
|
|
cache size : 4096 KB
|
|
physical id : 0
|
|
siblings : 4
|
|
core id : 2
|
|
cpu cores : 4
|
|
apicid : 2
|
|
initial apicid : 2
|
|
fpu : yes
|
|
fpu_exception : yes
|
|
cpuid level : 10
|
|
wp : yes
|
|
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts rep_good pni dtes64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm dca lahf_lm tpr_shadow
|
|
bogomips : 3723.85
|
|
clflush size : 64
|
|
cache_alignment : 64
|
|
address sizes : 36 bits physical, 48 bits virtual
|
|
power management:
|
|
|
|
processor : 2
|
|
vendor_id : GenuineIntel
|
|
cpu family : 6
|
|
model : 15
|
|
model name : Intel(R) Xeon(R) CPU E5320 @ 1.86GHz
|
|
stepping : 7
|
|
cpu MHz : 1861.965
|
|
cache size : 4096 KB
|
|
physical id : 0
|
|
siblings : 4
|
|
core id : 1
|
|
cpu cores : 4
|
|
apicid : 1
|
|
initial apicid : 1
|
|
fpu : yes
|
|
fpu_exception : yes
|
|
cpuid level : 10
|
|
wp : yes
|
|
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts rep_good pni dtes64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm dca lahf_lm tpr_shadow
|
|
bogomips : 3723.86
|
|
clflush size : 64
|
|
cache_alignment : 64
|
|
address sizes : 36 bits physical, 48 bits virtual
|
|
power management:
|
|
|
|
processor : 3
|
|
vendor_id : GenuineIntel
|
|
cpu family : 6
|
|
model : 15
|
|
model name : Intel(R) Xeon(R) CPU E5320 @ 1.86GHz
|
|
stepping : 7
|
|
cpu MHz : 1861.965
|
|
cache size : 4096 KB
|
|
physical id : 0
|
|
siblings : 4
|
|
core id : 3
|
|
cpu cores : 4
|
|
apicid : 3
|
|
initial apicid : 3
|
|
fpu : yes
|
|
fpu_exception : yes
|
|
cpuid level : 10
|
|
wp : yes
|
|
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts rep_good pni dtes64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm dca lahf_lm tpr_shadow
|
|
bogomips : 3723.85
|
|
clflush size : 64
|
|
cache_alignment : 64
|
|
address sizes : 36 bits physical, 48 bits virtual
|
|
power management:
|
|
|