mirror of
https://gitlab.com/libvirt/libvirt.git
synced 2024-07-31 14:07:16 +00:00
f294b83ee6
Some Intel processor families (e.g. the Intel Xeon processor E5 v3 family) introduced some PQos (Platform Qos) features, including CMT (Cache Monitoring technology) and MBM (Memory Bandwidth Monitoring), to monitor or control shared resource. This patch add them into x86 part of cpu_map.xml to be used for applications based on libvirt to get cpu capabilities. For example, Nova in OpenStack schedules guests based on the CPU features that the host has. Signed-off-by: Qiaowei Ren <qiaowei.ren@intel.com>
33 lines
1.3 KiB
XML
33 lines
1.3 KiB
XML
<cpu mode='custom' match='exact'>
|
|
<arch>x86_64</arch>
|
|
<model fallback='forbid'>Haswell-noTSX</model>
|
|
<vendor>Intel</vendor>
|
|
<feature policy='require' name='vme'/>
|
|
<feature policy='require' name='ds'/>
|
|
<feature policy='require' name='acpi'/>
|
|
<feature policy='require' name='ss'/>
|
|
<feature policy='require' name='ht'/>
|
|
<feature policy='require' name='tm'/>
|
|
<feature policy='require' name='pbe'/>
|
|
<feature policy='require' name='dtes64'/>
|
|
<feature policy='require' name='monitor'/>
|
|
<feature policy='require' name='ds_cpl'/>
|
|
<feature policy='require' name='vmx'/>
|
|
<feature policy='require' name='smx'/>
|
|
<feature policy='require' name='est'/>
|
|
<feature policy='require' name='tm2'/>
|
|
<feature policy='require' name='xtpr'/>
|
|
<feature policy='require' name='pdcm'/>
|
|
<feature policy='require' name='dca'/>
|
|
<feature policy='require' name='osxsave'/>
|
|
<feature policy='require' name='f16c'/>
|
|
<feature policy='require' name='rdrand'/>
|
|
<feature policy='require' name='arat'/>
|
|
<feature policy='require' name='tsc_adjust'/>
|
|
<feature policy='require' name='cmt'/>
|
|
<feature policy='require' name='xsaveopt'/>
|
|
<feature policy='require' name='pdpe1gb'/>
|
|
<feature policy='require' name='abm'/>
|
|
<feature policy='require' name='invtsc'/>
|
|
</cpu>
|