mirror of
https://gitlab.com/libvirt/libvirt.git
synced 2024-12-27 16:15:23 +00:00
0ab409ccc4
Add cache resource control into capabilities for CAT without CDP:
<cache>
<bank id='0' level='3' type='unified' size='15360' unit='KiB' cpus='0-5'>
<control min='768' unit='KiB' scope='both' max_allocation='4'/>
</bank>
</cache>
and with CDP:
<cache>
<bank id='0' level='3' type='unified' size='15360' unit='KiB' cpus='0-5'>
<control min='768' unit='KiB' scope='code' max_allocation='4'/>
<control min='768' unit='KiB' scope='data' max_allocation='4'/>
</bank>
</cache>
Also add new test cases for vircaps2xmltest.
Signed-off-by: Eli Qiao <liyong.qiao@intel.com>
56 lines
2.0 KiB
XML
56 lines
2.0 KiB
XML
<capabilities>
|
|
|
|
<host>
|
|
<cpu>
|
|
<arch>x86_64</arch>
|
|
</cpu>
|
|
<power_management/>
|
|
<migration_features>
|
|
<live/>
|
|
</migration_features>
|
|
<topology>
|
|
<cells num='2'>
|
|
<cell id='0'>
|
|
<memory unit='KiB'>1048576</memory>
|
|
<pages unit='KiB' size='4'>2048</pages>
|
|
<pages unit='KiB' size='2048'>4096</pages>
|
|
<pages unit='KiB' size='1048576'>6144</pages>
|
|
<cpus num='6'>
|
|
<cpu id='0' socket_id='0' core_id='0' siblings='0'/>
|
|
<cpu id='1' socket_id='0' core_id='1' siblings='1'/>
|
|
<cpu id='2' socket_id='0' core_id='2' siblings='2'/>
|
|
<cpu id='3' socket_id='0' core_id='3' siblings='3'/>
|
|
<cpu id='4' socket_id='0' core_id='4' siblings='4'/>
|
|
<cpu id='5' socket_id='0' core_id='5' siblings='5'/>
|
|
</cpus>
|
|
</cell>
|
|
<cell id='1'>
|
|
<memory unit='KiB'>2097152</memory>
|
|
<pages unit='KiB' size='4'>4096</pages>
|
|
<pages unit='KiB' size='2048'>6144</pages>
|
|
<pages unit='KiB' size='1048576'>8192</pages>
|
|
<cpus num='6'>
|
|
<cpu id='6' socket_id='1' core_id='0' siblings='6'/>
|
|
<cpu id='7' socket_id='1' core_id='1' siblings='7'/>
|
|
<cpu id='8' socket_id='1' core_id='2' siblings='8'/>
|
|
<cpu id='9' socket_id='1' core_id='3' siblings='9'/>
|
|
<cpu id='10' socket_id='1' core_id='4' siblings='10'/>
|
|
<cpu id='11' socket_id='1' core_id='5' siblings='11'/>
|
|
</cpus>
|
|
</cell>
|
|
</cells>
|
|
</topology>
|
|
<cache>
|
|
<bank id='0' level='3' type='both' size='15360' unit='KiB' cpus='0-5'>
|
|
<control min='768' unit='KiB' type='code' maxAllocs='8'/>
|
|
<control min='768' unit='KiB' type='data' maxAllocs='8'/>
|
|
</bank>
|
|
<bank id='1' level='3' type='both' size='15360' unit='KiB' cpus='6-11'>
|
|
<control min='768' unit='KiB' type='code' maxAllocs='8'/>
|
|
<control min='768' unit='KiB' type='data' maxAllocs='8'/>
|
|
</bank>
|
|
</cache>
|
|
</host>
|
|
|
|
</capabilities>
|