External/libvirt
1
0
Fork 0
mirror of https://gitlab.com/libvirt/libvirt.git synced 2025-01-03 19:45:21 +00:00
Code Issues Packages Projects Releases Wiki Activity
5b389613e6
libvirt/src/cpu_map
History
Tim Wiederhake 6886b47f8d cpu_map: Add script to sync from QEMU i386 cpu models 
This script is intended to help in synchronizing i386 QEMU cpu model
definitions with libvirt.

As the QEMU cpu model definitions are post processed by QEMU and not
meant to be consumed by third parties directly, parsing this
information is imperfect. Additionally, the libvirt models contain
information that cannot be generated from the QEMU data, preventing
fully automated usage. The output should nevertheless be helpful for
a human in determining potentially interesting changes.

Signed-off-by: Tim Wiederhake <twiederh@redhat.com>
Reviewed-by: Jiri Denemark <jdenemar@redhat.com>
2020-11-05 20:57:03 +01:00
..
arm_cortex-a53.xml cpu_map: Introduce ARM cpu models 2020-05-15 12:04:24 +02:00
arm_cortex-a57.xml cpu_map: Introduce ARM cpu models 2020-05-15 12:04:24 +02:00
arm_cortex-a72.xml cpu_map: Introduce ARM cpu models 2020-05-15 12:04:24 +02:00
arm_Falkor.xml cpu_map: Introduce ARM cpu models 2020-05-15 12:04:24 +02:00
arm_features.xml cpu_map: Introduce ARM CPU features 2019-11-07 16:09:16 +01:00
arm_Kunpeng-920.xml cpu_map: Introduce ARM cpu models 2020-05-15 12:04:24 +02:00
arm_ThunderX299xx.xml cpu_map: Introduce ARM cpu models 2020-05-15 12:04:24 +02:00
arm_vendors.xml cpu_map: Unify apostrophe and quotation mark usage 2020-11-03 17:10:26 +01:00
index.xml cpu_map: Unify apostrophe and quotation mark usage 2020-11-03 17:10:26 +01:00
meson.build cpu_map: Defined and enable EPYC-Rome model 2020-10-07 17:30:54 +02:00
ppc64_POWER6.xml cpu: split PPC64 map data into separate files 2018-08-28 12:08:21 +01:00
ppc64_POWER7.xml cpu: split PPC64 map data into separate files 2018-08-28 12:08:21 +01:00
ppc64_POWER8.xml cpu: split PPC64 map data into separate files 2018-08-28 12:08:21 +01:00
ppc64_POWER9.xml cpu: split PPC64 map data into separate files 2018-08-28 12:08:21 +01:00
ppc64_POWERPC_e5500.xml cpu: split PPC64 map data into separate files 2018-08-28 12:08:21 +01:00
ppc64_POWERPC_e6500.xml cpu: split PPC64 map data into separate files 2018-08-28 12:08:21 +01:00
ppc64_vendors.xml cpu: split PPC64 map data into separate files 2018-08-28 12:08:21 +01:00
sync_qemu_i386.py cpu_map: Add script to sync from QEMU i386 cpu models 2020-11-05 20:57:03 +01:00
x86_486.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_athlon.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Broadwell-IBRS.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Broadwell-noTSX-IBRS.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Broadwell-noTSX.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Broadwell.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Cascadelake-Server-noTSX.xml cpu_map: Distinguish Cascadelake-Server from Skylake-Server 2020-04-08 17:52:50 +02:00
x86_Cascadelake-Server.xml cpu_map: Distinguish Cascadelake-Server from Skylake-Server 2020-04-08 17:52:50 +02:00
x86_Conroe.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Cooperlake.xml cpu_map: Unify apostrophe and quotation mark usage 2020-11-03 17:10:26 +01:00
x86_core2duo.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_coreduo.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_cpu64-rhel5.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_cpu64-rhel6.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Dhyana.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_EPYC-IBPB.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_EPYC-Rome.xml cpu_map: Remove monitor feature from EPYC-Rome 2020-10-08 09:58:44 +02:00
x86_EPYC.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_features.xml cpu_map: Add missing AMD SVM features 2020-06-19 21:59:31 +02:00
x86_Haswell-IBRS.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Haswell-noTSX-IBRS.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Haswell-noTSX.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Haswell.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Icelake-Client-noTSX.xml cpu_map: Don't use new noTSX models for host-model CPUs 2020-03-25 22:27:39 +01:00
x86_Icelake-Client.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Icelake-Server-noTSX.xml cpu_map: Don't use new noTSX models for host-model CPUs 2020-03-25 22:27:39 +01:00
x86_Icelake-Server.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_IvyBridge-IBRS.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_IvyBridge.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_kvm32.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_kvm64.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_n270.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Nehalem-IBRS.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Nehalem.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Opteron_G1.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Opteron_G2.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Opteron_G3.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Opteron_G4.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Opteron_G5.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Penryn.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_pentium2.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_pentium3.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_pentium.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_pentiumpro.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_phenom.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_qemu32.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_qemu64.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_SandyBridge-IBRS.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_SandyBridge.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Skylake-Client-IBRS.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Skylake-Client-noTSX-IBRS.xml cpu_map: Don't use new noTSX models for host-model CPUs 2020-03-25 22:27:39 +01:00
x86_Skylake-Client.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Skylake-Server-IBRS.xml cpu_map: Distinguish Cascadelake-Server from Skylake-Server 2020-04-08 17:52:50 +02:00
x86_Skylake-Server-noTSX-IBRS.xml cpu_map: Distinguish Cascadelake-Server from Skylake-Server 2020-04-08 17:52:50 +02:00
x86_Skylake-Server.xml cpu_map: Distinguish Cascadelake-Server from Skylake-Server 2020-04-08 17:52:50 +02:00
x86_vendors.xml cpu: Add new Dhyana CPU model 2019-12-13 13:05:00 +00:00
x86_Westmere-IBRS.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00
x86_Westmere.xml cpu_map: Add <decode> element to x86 CPU model definitions 2020-03-25 22:27:39 +01:00